Hew .ett-packard Hew -ett-packard Articles 4 a Vlsi Darrell for Hp Precision Architecture, 10 Pin-grid Array Vlsi Packaging 13 Execution Unit 17 a Precision Clocking System
نویسنده
چکیده
The processor uses a set of ten custom VLSI chips fabricated in HP's high-performance NMOS-III technology. The chip implements all 140 of containing architecture's instructions on an 8.4-mm-square die containing 115,000 transistors. ing ten complex chips concurrently takes more than a casual approach to organization and planning. It's capable of supporting multiple users CAD technical HP-UX applications or operating as a single-user CAD workstation. Martin either Rated at 7 MIPS, it has a single-board VLSI processor capable of running either the MPE XL or the HP-UX operating system.
منابع مشابه
Using simulations of reduced precision arithmetic to design a neuro-microprocessor
This article describes some of our recent work in the development of computer architectures for efficient execution of artificial neural network algorithms. Our earlier system, the Ring Array Processor (RAP), was a multiprocessor based on commercial DSPs with a low-latency ring interconnection scheme. We have used the RAP to simulate variable precision arithmetic to guide us in the design of ar...
متن کاملUnit Costing of Health Extension Worker Activities in Ethiopia: A Model for Managers at the District and Health Facility Level
Background Over the last decade, Ethiopia has made impressive national improvements in health outcomes, including reductions in maternal, neonatal, infant, and child mortality attributed in large part to their Health Extension Program (HEP). As this program continues to evolve and improve, understanding the unit cost of health extension worker (HEW) services is fundamental to planning for futur...
متن کاملAn Efficient VLSI Architecture for CORDIC Algorithm
The proposed architecture carried out makes use of n iterations to produce the final value of the function upto an accuracy of n bits. A two’s complement 4bit carry-look ahead adder/subtractor block with carry-save has been implemented as part of the architecture for greater speed. An 8-bit barrel shifter has been implemented for use in the algorithm. An optimum use of edge-triggered latches an...
متن کاملArticles Evolutionary Fusion : A Customer - Oriented Incremental Life Cycle for Fusion , by Todd Cotton
The Hewlett-Packard Journal is published bimonthly bv the Hewlett-Packard Company to recognize technical contributions made by Hewlett-Packard (HP) personnel. warranties the information found in this publication is believed to be accurate, the Hewlett-Packard Company disclaims all warranties of merchant ability damages, indirect, for a particular purpose and all obligations and liabilities for ...
متن کاملVLSI Implementation of Neural Network
This paper proposes a novel approach for an optimal multi-objective optimization for VLSI implementation of Artificial Neural Network (ANN) which is area-power-speed efficient and has high degree of accuracy and dynamic range. A VLSI implementation of feed forward neural network in floating point arithmetic IEEE-754 single precision 32 bit format is presented that makes the use of digital weigh...
متن کامل